

90

12

90

-: HAND WRITTEN NOTES:-
OF
ELECTRICAL ENGINEERING

-: SUBJECT:-
MICROPROCESSOR

100

②

MICROPROCESSOR

3

IES →

m. imp. → Obj = 5-6 Q (8085) + 1 Q (8086)

→ Conventional = 30 to 40 marks.

Definition :- * It is electronic device that fetch instruction from memory execute them & provide result.

* It is electronic device that have computing & decision making capability.

Memory :- ROM = ROM

RAM = Main Memory = Memory.

Note →

→ A μp . can't perform any task on its own.

$\mu p \equiv H/w \mu p + S/w$.

ROM :- All system related information store in it

→ It come in the picture at the time of power switch on condition.


RAM →



Programs or instructions always feed in RAM, it is also called main memory or memory.

μ computer → If all the task of CPU performed by μp , then such type of device is known as μ computer.

$\mu\text{computer} \equiv \mu\text{P} + \text{Memory} + \text{I/p device} + \text{O/p device}$.



(4)


→ $\mu\text{-computer}$ on single platform is known as $\mu\text{-controller}$ (chip.).

ASIC \equiv Application specific integrated chip.

$\mu\text{-controller}$ is the example of ASIC design.


Machine Language :- If instructions ~~are~~ ^{or} command written in binary pattern, then such type of language is called μc language.


→ It is platform dependent language or μc specific language.



Assembly Language :- If binary command replaced by english like word that is called "Mnemonic". such type of language is called Assembly language.

→ It is also platform dependent language.





⑤

- Assembler is a s/w that convert (translate) A.L \rightarrow M.L.
- If task is performed by manually then it is known as hand Assembly.

Low level language:-


All platform dependent language known as low level language.

Ex \rightarrow All m/c language & assembly language.

High level language:-

All platform independent language known as high level language.

Ex \rightarrow C, C++.



Compiler:- It read whole program at once produce it's object code, that executed by processor.

\rightarrow It is a s/w.

Ex \rightarrow C, C++.


Interpreter:- It reads one instruction at a time produce it's object code, that is execute by processor, before reading next instruction from source code.

Ex: BASIC. \rightarrow It is a s/w.

Note -

- 8085 is commonly known as 8085 μP .
- It is based upon NMOS tech. (6)
- It is improved version of 8080.
- ~~Imp.~~ It is 8 bit μP .

Bit of μP .



→ Data executed by μP in one w/c cycle is bit of μP .

→ Size of ALU (Arithmetic & logic unit) is also known as bit of μP .

BUS → It is group of (parallel combination) metal wire that is used for interfacing b/w two different device.

→ All instruction of 8080 μP is exactly same in 8085 μP . → upward compatibility.
Instruction set of 8080 + R111 + S111 = Inst. set of 8085

<u>μP</u>	<u>bit of μP.</u>	<u>Used tech</u>
4004	4 bit	PMOS
8008	8 bit	NMOS
8080	8 bit	NMOS
8085	8 bit	NMOS
8086	16 bit	NMOS (HE High density) Amma
8088	8/16 bit	NMOS.

8088 is the externally 8 bit & internally 16 bit μP

80186 \rightarrow 16 bit
 80286 \rightarrow 16 bit
 80386 \rightarrow 32 bit
 80486 \rightarrow 32 bit.
 80586 \rightarrow 64 bit $\mu P \equiv$ Pentium.

(7)

- (i) Pentium.
 (ii) Pentium Pro
 (iii) Pentium II.
 (iv) Pentium III.
 (V) Pentium IV.
- 64 bit μP .

Note \rightarrow

MOV BC \equiv 4T.

$$1T = \frac{1}{f}.$$

$$\text{exe. time} = 4T = \frac{4}{f}.$$

$$\text{speed} \propto \frac{1}{\text{e. time}} \propto \frac{1}{\frac{4}{f}}.$$

$$\text{speed} \propto f.$$

$$\propto \text{bit of } \mu P.$$

Architecture of 8085

External Arch. \rightarrow (Pin diagram)
 Internal Arch.

(28)


External Arch. \rightarrow

- \rightarrow Pin diagram.
 \rightarrow It is 40 pin I.C.
 \rightarrow Pin no. 20 is GND pin.
 \rightarrow There is no chip enable pin in 8085.

→ All 40 pins are proper there \neq divide in six groups.

(8)

- * Add Pins.
- * Data Pins.
- * Control & status Pin.
- * Serial data transfer Pin.
- * Externally initiated signal Pin.
- * Power supply & freq. Pin.



Note →

① No. of pins active low.

IO/\overline{M} , \overline{WR} , \overline{RD} , \overline{INTA} , $RESET\ IN$.

* Advantage of active low

- Power consumption is less
- Effect of external noise is less
- Interfacing will be better.

③ No. of Pins direction outward $\equiv 27$.

③ No. of Pins direction inward $\equiv 21$.

④ Address Pins. ⑨

→ 16

→ Unidirectional & outward.

→ Max^m no. of memory location that can be interfaced $= 2^{16}$ location.

⑤ Data Pins.

→ 8

→ Bidirectional.

→ Lower 8 pins of address pins ^{pins} is also ~~be~~ used as data pins.

→ Max. memory that can be interface with

$$8085 \equiv 2^{16} \times 8 \text{ bits.}$$

$$\equiv 2^{16} \text{ Byte.} \equiv 65536 \text{ Byte.}$$

$$2^{10} = \text{kilo.} \quad \equiv 2^6 \text{ K. Byte.}$$


$$2^{20} = \text{mega.} \quad \equiv 64 \text{ K. Byte.}$$

$$2^{30} = \text{Giga.}$$

* Memory word size \rightarrow Max^m no. of bits that can be stored at particular memory location that is known as word size.

Q1 $2^{16} \times 8 \text{ bits}$ memory. Find max^m no. of Hare wave Pins. RAM.

$$= 16 + 8 + V_{CC} + V_{GND} + \overline{WR} + R_{P1}$$



(28 or 29)

may or may not be.

→

② Control & Status pins

→ Control & status pins direction mixed direction

* $\{S_7, S_6, S_5\}$ By measuring logic on that we can find out which w/c cycle going on inside the μP .

* $\overline{IO/\overline{M}} = 1 \equiv$ data transfer from μP .

$\equiv 0 \equiv$ data transfer from memory.

* $\overline{WR} = 0 \equiv$ write operation can be performed.

$\overline{RD} = 0 \equiv$ Read operation can be performed.

Group of bit.

$\overline{1111} =$ nibble.

$\overline{11} =$ dide.

$\overline{11110111} =$ Byte


$\overline{WR} = 0$
 $\overline{RD} = 0$ } X.

$\overline{WR} = 1$
 $\overline{RD} = 1$ } ✓.

③ * ALE (address latch Enable)

ALE = 1 $A_{15} - A_0 \equiv$ add.

$\equiv 0$ $A_{15} - A_0 \equiv$ data.



Note → A sequential ckt may be a latch if it is level trigger or follows its characteristic eqⁿ in definite duration. (11)

→ A seq. ckt may be a flip flop, if it is edge trigg. or follows its char. eqⁿ in definite time instant.

* $ALE = 1$
 $AD_7 - AD_0 \equiv \text{add.}$

$ALE = 0$
 $AD_7 - AD_0 = \text{data.}$

* By the use of ALE lower 8 pins of add. pins multiplexed/demultiplexed as data pins.

* Multiplexing & Demultiplexing = Time division multiplexing = T.D.M.

* Serial data transfer pins →

$SID \equiv$ Serial i/p data through this pin by use of RIM inst
 $SOD \equiv$ Serial o/p data through this pin. by use of SIM inst

$RIM \equiv$ Read interrupt mask.

$SIM \equiv$ Set interrupt mask.

* Power supply & freq. pins →


$V_{CC} = +5V.$

$V_{SS} = \text{Ground Pin.}$

$f \equiv$ operating freq $\equiv 3\text{MHz.}$

→ To get 3MHz clock freq. a 6MHz crystal

oscillator connected b/w X_1 & X_2 & use a internally divide by two ckt to get 3MHz. clock freq.



(12)

* Clock out → By use of this pin clock freq. provided by μp to other interfaced peripheral for better synchronization.

* Externally initiated signal Pins

Interrupts
 TRAP
 RST 7.5
 RST 6.5
 RST 5.5
 INTR

5, 6, 7, 8


5 pin or 6 pin (Reset)

↓
 H/w interrupt.


↑ s/w interrupt.

HOLD → By use of this pin DMA (direct memory access)

like peripheral make request to μp for relinquish to its data pins.



READY



By use of this pin slower peripheral device interface with 8085 MP. (13)

RESET#:- By use of this pin Reset command gives to MP for reset.

Note:- As soon as 8085 MP receive reset command it generate reset out command for reset of other & interfaced peripheral.

INTERNAL ARCHITECTURE.

* ALU Arithmetic & logic unit.

→ Accumulator.

→ Timing & control ckt.

→ Registers.


→ Register array.

* Interrupt control register.

* Temporary Registers.

* Latches.

Registers.



user accessible = used in programming.

Note → In 8085, 8, 8 bit register & 2, 16 bit registers are used, that are user accessible.



(i) Accumulator →

(14)

- * It is a bit special type of Reg.
- * In A & L (Arithmetic & logic) operation b/w the two no., then one no. always from accumulator & result will also store in Accumulator.

(ii) Status or Flag Reg →

- * It is a bit special type of Reg.
- * It's definite bits also works as flags.
- * In 8085, 5 flags are define at definite bit of flag Reg.



X = don't care.

Note → status of flag affect according to the condition generate in Arithmetic & logic operation.

① Sign Flag (S)

If in the final result of arithmetic & logic operation, Δ_7 bit is '1', then sign flag is set i.e. no. is -ve. (15)

$S = 1$

→ If Δ_7 bit is or $MSB = 0$, then $S = 0$ or no. is +ve

② Zero Flag (Z)

If in the final result of A & L. operation all bits are zero, then $Z = \text{set}(1)$.

otherwise $Z = \text{Reset}(0)$.

	Δ_7	Δ_6	Δ_5	Δ_4	Δ_3	Δ_2	Δ_1	Δ_0
	d_7	d_6	d_5	d_4	d_3	d_2	d_1	d_0
$S = 0$	0	0	0	0	0	0	0	0
	Z = 1							
$S = 1$	1	0	0	0	0	0	0	0
$S = 1$	1	1	1	1	1	1	1	1

} → Z = 0


→ There is no relation among the flags, they affect according the result of A & L operation respectively.

③ Parity Flag (P)

If in the final result of A & L operation, total no. of 1's is even, then parity flag will get set - $P = 1$
 if total no. of 1's is odd, $P = 0$ - Reset.



10100011 $P = 1$
 10110011 $P = 0$
 00000000 $P = 1$

→ 8085 μp . based upon odd parity system.




(16)

② Carry flag (CY) If in the A + L operation carry generated / discarded from P_7 bit or from MSB then, $CY = \text{set}(1)$.
otherwise, $CY = 0$ (Reset).



Note → In subtraction operation carry flag works as borrow flag.

→ If in the subtraction operation, borrow is taken at MSB or P_7 bit, then borrow flag will get set; $CY = 1$.
otherwise, $CY = 0$.




(c) Auxiliary carry (AC) flag

(17)

During the A4L operation if carry passes from $\Delta_3 - \Delta_4$ or lower nibble to upper nibble then AC flag will set.

$$AC = 1.$$

otherwise $AC = 0.$



Note → ① Five flag divide in two category.

(i) status of flag that affect according final result of A4L operation - (S Z P)

(ii) status of flag that affect according condition generate during the operation. (CY AC)

② Out of five flag, status of 4 flag can be used by programmer during the programming (C, Z, P, CY)

→ status of AC flag not available for program


→ status of AC flag used internally for the BCD adjustment of content of accumulator at the time of execution of DAA instruction
DAA → Decimal adjustment of content of accumulator.

BCD ≡ Binary Coded decimal.

→ It is not binary no. it is binary code decimal.


→ Every digit of decimal code in 4 bit of binary.

$$\begin{array}{r}
 \rightarrow \quad 25 = 0010 \quad 0101 \\
 \quad 37 = 0011 \quad 0111 \\
 \hline
 \quad 62 = 0101 \quad 1100 \rightarrow \text{move then add 6.} \\
 \hline
 \quad \quad \quad 0110 \\
 \hline
 \quad \quad \quad 0010 \\
 \hline
 \quad \quad \quad 0110 \quad 0010 \\
 \hline
 \quad \quad \quad \downarrow \quad \downarrow \\
 \quad \quad \quad 6 \quad \quad 2
 \end{array}$$



(iii) Stack Pointer (SP).

- * It is 16 bit special type of reg.
- * S.P. always hold the address of top of stack that define in main memory.



(iv) Program Counter (PC)

- * It is 16 bit special type of Reg.
- * P.C. will always hold the address of next executi instruction to be fetch.

EX:

MOV BC

MVI D 20H

LXI H 10 69H.

6/12

(19)

Note → * If a 16 bit no. feed in memory then lower order byte at lower order add. & higher order byte ~~at~~ always at higher order add.

* If a 16 bit no. store in register pair then 8 bit reg. coupled in specific manner.

BC } \equiv B.
DE } \equiv D.
HL } \equiv H.

* Higher order byte of 16 bit no. will always store in higher order register. $\left. \begin{matrix} B \\ D \\ H \end{matrix} \right\}$

& lower order byte always store in lower order register. $\left. \begin{matrix} C \\ E \\ L \end{matrix} \right\}$.

* (PSW) \equiv Program status word.
→ It is 16 bit user define register.

\equiv $\begin{matrix} A & F \\ \downarrow & \rightarrow \end{matrix}$ Flag Register
Accumulator

* PROGRAMMING.


Instruction → It is command that gives to up to perform a specific task on specific data

Format of instruction →

Label : opcode operand ; description
(operational code)

Flow chart of execution

20



IWS \equiv Instruction word size.

Total memory location required to feed instruction in memory is called IWS.

→ On the basis of IWS inst. are of three type.

- (i) 1 Byte inst.
- (ii) 2 Byte inst.
- (iii) 3 Byte inst.

Conditions.

- ① If in the instruction Register, Register pair or no-operand.
 $IWS \equiv 1 \text{ Byte.}$

MOV BC, 2
LDAX B. \rightarrow 1 Byte.
NOP.

- ② If in the instruction 3 bit no., either as an address or as data is given then
 $IWS \equiv 2 \text{ Byte.}$


MVI B 26H } IWS = 2 byte.
IN 56H

(21)

③ If in the instruction 16 bit no. either a add. or as data is given then
IWS = 3 byte.

LXI B 2016H } IWS = 3 byte.
LDA 5926

Instruction →



- NAME.
- FORMAT.
- IWS.
- OPERATION.
- STATUS OF FLAG.
- ADDRESSING MODE.
- MACHINE CYCLE.
- T-state.

Note:- In 8085 74 opcodes (operational code) are available, by that 256 inst. can be def. But only 246 inst. are available in 8085.

74 opcodes has 11 Groups →

1st Group

8 bit data transfer inst.

(a) MOV Rd, Rs.

Rd = destination Reg } A, B, C, D, E, H, L & M.
Rs = source Reg.

→ MOV BC
MOV DE

→ IWS = 1 Byte.

→ operation: When this inst. will execute

Then content of source Reg. (R_s) will pass in Rd Reg. $[R_d] \leftarrow [R_s]$. (22)


Ex-1 $[A] = 26H$
 $[C] = F6H$

MOV A, C
 $[A] = F6H$
 $[C] = F6H$

→ M: It is a bit user defined register in main memory. & its address is the content of HL register pair.

$[H] = 16H$
 $[L] = 9DH$

→ MOV B M.
 $[B] = 2CH$



⑥ MVI R, 8 bit data

→ $R \in A, B, C, D, E, H, L \& M$.

→ operation: When this instruction will execute 8 bit data given in the instruction will store in R.

$[R] \leftarrow 8 \text{ bit data}$

Ex-1 MVI D, 69H.
 $[D] = 69H$

→ IWS = 2 Byte.

* Note: If op has last word is 2, then no. given in data inst. is always data, otherwise no. is address.
 ↓
 → LX 3 B 1015H
 → 3M 52H
 ↓
 ↓ data
 ↓ add.

⑥ IN 8 bit port addl


(23)

→ $IN \text{ size} \equiv 2 \text{ Byte}$.

→ operation: When this instruction will execute then 8 bit data available at the port add given in instruction store/pass in Accumulator.

Note → In 8085 i/p & o/p ^{port} add. is of 8 bit so max^m no. of i/p ^{devices} that can be connect = 2^8
& " " " o/p " " " " " " " " = $2^8 = 256$

→ Max. no. of i/p + o/p devices that can be connecte
= $256 + 256 = 512$.



IN A0H

→ $[A] = 21H$.

⑦ OUT 8 bit port addl

→ $OUT \text{ size} \equiv 2 \text{ Byte}$


→ operation: When this inst. will execute content of accumulator will available at 8 bit port add. given in the instruction

Ex 1 $[A] = F2H$
(Accumulator)


OUT 53H

53 port addl = F2

1 1 1 1 0 0 1 0



Note



Ex-1 $[B]$
data of B.

(24)

$[[S3]] \equiv F2$
data at the address of S3

→ Note All above instruction are data transfer instruction, so status of flag will not affect.

2nd Group.

(i) Machine Control instruction

(a) NOP no operand.

→ $INS \equiv 1 \text{ Byte}$

→ operation: When this inst. will execute up. will not perform any task.

→ It is used for creation of delay.

$$\text{NOP} \equiv 4T = \left(\frac{4}{7} \text{ sec} \right)$$

(b) HLT no operand:

→ $INS \equiv 1 \text{ Byte}$

→ operation: When this inst. will execute further increment of P.C. will stop. it means after the execution of HLT inst., execution of program will terminate.

2000H MOV BC
 2001 MOV DE
 2002 MVI A 29H
 2004 ← HLT
 2005 — PC=2005

PC ← PC+1

Note → All above inst. is
 machine control inst. so
 status of flag will not affect

(25)

~~3rd Group~~

Addressing Mode

Form of address of data given in the inst. is known as addressing mode.

(i) Register add. mode → If address of data given in the form of Reg.

Ex: MOV BC
MOV DE

(ii) Direct add. mode → If add. of data directly given in instruction.

~~MOV B, 25H~~ Ex: IN 25H.

(iii) Immediate Add. mode → If data itself given in the inst.

Ex: MVI B 20H.

(Note) → If op-code has last chara. 'i' the it is immediate addressing mode & vice-versa is not true.

(iv) Register Indirect / Indirect Reg / Indirect add. mode
If add. of data given in the form of content of Register.

Ex: MOV B IN.

(v) Implicit addressing mode / Implied add. mode
If add. of data is not required & it is defined in opcode.

Ex 1 NOP, HLT, CMA.

(26)

3rd group

3rd group:
(i) 8 bit Arithmetic instruction

(a) A77 R.

→ IWS \equiv 1 Byte.

→ $R = A, B, C, D, E, H, L, M$.

→ operation: When this inst. will execute content of 'R' will get 'added' [A] & final result will store in [A].
E.g. $[A] + [R]$

$$[A] \leftarrow [A] + [R].$$

Ex 1 $[A] = 294$

$$[B] = 56 \text{ H.}$$

ADD B.

$$[A] = \begin{bmatrix} 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 \end{bmatrix}$$

$$\begin{array}{r} [A] = \begin{array}{ccc} 0 & 0 & 1 \\ 0 & 1 & 0 \end{array} \\ [B] = \begin{array}{ccc} 0 & 1 & 0 \\ 0 & 1 & 1 \end{array} \end{array}$$


$$[A] = \frac{01111111}{01111111} = 7FH$$

$$R = [B] = 56 \text{ h}$$

Ex 1 $[H] = 30H$

$$[L] = F6H$$
$$[A] = 10 \text{ H.}$$

A77 M



$$[A] = 00010000$$

$$[m] = 00010010$$

* $R \neq 17 \Rightarrow$ Register add Mode.

© Wiki Engineering $R = 10 = \text{Indirect}$ 11 11

(b) ADD 8 bit data

(27)

→ $W S \equiv 2$ Byte.

→ operation: When this inst. will execute, 8 bit data will 'add' in content of acc. & result will store in [A].

$$[A] \leftarrow [A] + 8 \text{ bit data}$$

→ Add mode \equiv Immediate.

(c) SUB R

→ $W S \equiv 1$ Byte

→ $R \equiv A, B, C, D, E, H, L \& M$.

→ operation: [R] will get subtracted from content of accumulator & result will store in Accum.

$$[A] \leftarrow [A] - [R]$$

→ Add mode: $R \neq M$ Register add.
 $R = M$ Indirect Reg. add.

(d) SUB 8 bit data

→ $W S \equiv 2$ Byte

→ operation: 8 bit data given in the inst. will get subtracted from content of [A] & result will store in [A].

$$[A] \leftarrow [A] - 8 \text{ bit data}$$

→ Addl. mode \rightarrow Immediate.

(e) SHR R

→ $W S \equiv 1$ Byte.

→ $R = A, B, C, D, E, H, L \& M$.

→ operation: content of R increased by 1 & result will store in R.

$$[R] \leftarrow [R] + 1_{\text{SB}}$$

(28)

→ Add. mode:
 $R \neq M \rightarrow$ Register add. mode.
 $R = M \rightarrow$ Indirect Reg. add.

Ex MVI B 29H
 INR B.

$$\rightarrow [B] = 0010\ 1001$$

$$[B] = 0010\ 1001$$

$$\begin{array}{r} 00101001 \\ \underline{1} \\ 00101010 \end{array}$$

$$[B] = 2AH$$

⑦ DCR R

→ size = 1 Byte.

→ $R = A, B, C, D, E, H, L, M$.

→ operation: content of R decreased by 1 & result will store in R.

$$[R] \leftarrow [R] - 1_{\text{SB}}$$

→ Add. mode:
 $R \neq M \rightarrow$ Register add. mode.
 $R = M \rightarrow$ Indirect add. mode.

Note: ① ADD, ADI, SUB, SUI will affect status of all flag.

② INR & DCR will affect only status of four flags [S, Z, AC, P].

→ INR & DCR will not affect status of Carry flag.

$$[B] = FF$$

$$B = 1111\ 1111$$

INR B.

$$\begin{array}{r} 11111111 \\ \underline{1} \\ 00000000 \end{array}$$

$$S = 0$$

$$Z = 1$$

$$P = 1$$


$$AC = 1$$

$$CY = \text{Previous}$$

(ii) 8 bit logical instruction.

(29)

① AND operation:



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

② ANA R

→ Ins = 1 Byte.

→ R = A, B, C, D, E, H, L & M.

→ operation: Content of R will get AND operation with content of [A], bit by bit & result will store in A.C.

Ex 1 { $MVI\ A\ 56H \rightarrow [A] = 56H$
 $MVI\ D\ 29H \rightarrow [D] = 29H$
 $ANA\ D$

$[A] = 01010110$
 $[D] = 00101001$
 $[A] = 00000000$

$[A] = 00H$.

$[D] = 29H$.

→ Add mode: $R \neq M \rightarrow$ Reg. Add. mode.
 $R = M \rightarrow$ Indirect Reg. add.

③ ANI 8 bit data

→ Ins = 2 Byte.

→ operation: 8 bit data given in inst. will get AND operation with content of [A] bit by bit & result will store in [A].

→ Add. mode: Immediate add. mode.

③ OR operation :



$$\Rightarrow Y = A + B.$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

30

(a) ORA R

→ IWS \equiv 1 Byte.

→ R = A, B, C, D, E, H, L & M.

→ operation : [R] will get OR operation with content of [A] bit by bit & result will store in [A].

→ Add. mode : $R \neq M \rightarrow$ Register Add. Mode.
 $R = M \rightarrow$ Indirect Reg. Mode.


(b) ORI 8 bit data

→ IWS \equiv 2 Byte.

→ operation : 8 bit data will get OR operation with content of [A] bit by bit & result will store in [A].

→ Add. mode : Immediate Addressing.

③ ExOR operation :



$$Y = A \oplus B = \bar{A}B + A\bar{B}$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

(a) XRA R

→ W S \equiv 1 Byte

→ R \equiv A, B, C, D, E, H, L & M.

→ operation: Content of R will get Ex-OR operation with [A]. bit by bit & result will store in [A].

→ Add. mode: $R \neq M \rightarrow$ Reg. add. Mode.
 $R = M \rightarrow$ Indirect add. Mode



~~Exr~~ Exr

[A] = 26H

[D] = D2H

XRA D.

[A] = 0010 0110

[D] = 1101 0001

[A] = 11 11 0111

[A] = F7H.

[D] = D2H.

(b) XRI, 8 bit data

→ W S \equiv 2 Byte.

→ operation: 8 bit data in instruction will get Ex-OR operation with [A], bit by bit & result will store in [A].

→ Add. mode: Immediate Add. mode.

(c) CMA no operand

→ complement of accumulator.

Note: $A \xrightarrow[1]{0} \xrightarrow[0]{1} Y = \bar{A}$.

→ W S \equiv 1 Byte.

→ operation: content of [A] will get complement bit by bit & result will store in [A].

→ Add. mode: Implicit.

Ex: $[A] = 20H$ | $[A] = 00101000$ (32)
 CMA. $[A] \leftarrow [A] = 11010111 = 77H$

Note:-

	S	Z	AC	P.	CY
ANA	✓	✓	1	✓	0
ANI	✓	✓	1	✓	0
ORA	✓	✓	0	✓	0
ORI	✓	✓	0	✓	0
XRA	✓	✓	0	✓	0
XRI	✓	✓	0	✓	0
CMA	X	X	X	X	X

✓ \equiv According to the result.

X \equiv Not affected

1 = Set.

0 = Reset.

- * ① CMA will not affect status of any flag.
- ② AND, OR, Ex-OR will always reset the Carry flag.
- ③ AND operation always set the AC flag.
- ④ OR & Ex-OR operation will always reset the AC flag.
- ⑤ AND, OR, Ex-OR affect other flag as per result

Question:- FF00 MVI A 23 H

FF02 MVI B 32 H.

FF04 XRA B

FF05 ADI 00 H

FF07 HLT

FF08

After the execution of HLT inst. value of
 PC = ? , B = ? , PSW = ?

Sol:- PC = FF08H.

$$\rightarrow [A] = 23H.$$

$$\rightarrow [B] = 32H$$

$$\rightarrow [A] = 00100011$$

$$[B] = 00110010$$

$$[A] = 00010001, [B] = 32H$$

$$[B] = 32H.$$

$$\rightarrow 88H = 10001000$$

$$[A] = 10011001$$

$$PSW = A \xrightarrow{\text{Accumulator}} F \xrightarrow{\text{Flag. Reg.}} = 9984H.$$

S Z V AC X P CY

0 0 0 1 0

1 0 0 0 0 1 0 0

8

4

$$X = 0$$

we have taken don't care.

Q.2

MVI A 2AH.

ADD A

ORI AF

INR A

CMA.

After the execution of program status of flags.

Solt

$$\rightarrow [A] = 2AH$$

$$[A] = 00101010$$

$$[A] = 00101010$$

$$[A] = 01010100$$

$$AFH = 10101111$$

$$[A] = 11111111$$

$$INR A = 1$$

$$[A] = 00000000$$

S Z AC P CY
0 0 1 0 0
1 0 0 1 0
0 1 1 1 Pre=0

Flags 1.

01110

Q1 Write ~~the~~ one instruction that make content of ACC 00H regardless of its previous status.

Solⁿ (i) MVI A 00H.

(ii) SUB A.

(iii) ANI 00H.

(iv) XRA A $\rightarrow [A] = \begin{array}{cccccccc} 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$

Q2 After the arithmetic operation b/w the two no., status of Flag Reg = BBH. then after the arithmetic operation content of [A] may be

S	Z	Y	AC	V	P	X	CY
1	0	1	1	1	0	1	1

(A) 75H

(B) 65H

(C) 9B H

(D) 86H.

C \rightarrow 1 1 0 1 1 0 1 1 \rightarrow Parity \rightarrow 1 (Even)
 D \rightarrow 1 0 1 1 0 1 1 0 \rightarrow Parity \rightarrow 0 (Odd)
 Parity

11. Imp.

* INSTRUCTION CYCLE, M/C CYCLE & T-state

(i) Instruction Cycle: Total time required for execution to complete execution of one instruction is known as instruction cycle.

\rightarrow Every inst. cycle is the combination of one or more than one m/c cycle.

iii) M/C cycle: During the execution of instructions different type of task perform, is known as m/c cycle. (35)

→ In 8085 μP , six types of m/c cycle are defined.

(a) op-code fetch m/c cycle (F/s)
or
machine code fetch m/c cycle

Time required for execution to fetch op-code (m/c code) regarding a instruction from memory is known as op-code fetch m/c cycle.

→ MOV BC → 1 Byte m/c code.
CMA → 1 Byte op-code.

Note → * It is first or only first m/c cycle of every instruction.

* op-code fetch m/c cycle, is the special case of memory read operation.

$$\begin{aligned} * F &\equiv 4T \\ S &\equiv 6T. \end{aligned}$$

$$\text{T-state} \cdot 1T = \frac{1}{\text{oper. freq.}} \text{ sec}$$

* m/c code regarding, opcode fetch m-cy that req. 6T state for m-code →

{ CALL, RET
RESTART
INX, DCX
SPHL, PCHL
PUSH

"CRISP"

⑥ Memory Read M.Cy (R) :-

Total time required for execution to read 8 bit data from memory.

(36)

$$R = 3T$$

⑦ Memory Write M.Cy (W) :-

Total time required for execution to store 8 bit data in memory.

$$W = 3T$$

⑧ Input read M.Cy (I) :-

Total time required for execution to read 8 bit data from i/p port.

$$I = 3T$$

⑨ O/p write M.Cy (O) :-

Total time required for execution to write available 8 bit data at o/p port.

$$O = 3T$$

⑩ Bus idle M.Cy (B) :-

Duration for which buses of μP will be in idle condition, during the execution of some specific inst.

$$B = 3T$$

Note :- This w/c cycle is required only in $\Delta A \Delta$ instruction.

op-code Fetch m/c (F/S)	0	0	1	1	1
Memory Read M-cy. (R).	0	0	1	1	0
Memory write M-cy. (W).	0	1	0	0	1
Input read M-cy (I).	1	0	1	1	0
o/p write M-cy (O)	1	1	0	0	1

(37)

$S_1 \quad S_0$

1 1

1 0

0 1

op code fetch m. cy.

Read operation.

write operation.


$S_1 \quad S_0$
0 0

≡ Bus idle M. Cycle.

Date
0/12/11

Branch operation →

Loop is the special case
of branch operation.



→ In 8085, there exist 3 instrs. defined for
branch operation.

- ① JMP
- ② CALL
- ③ RSTART

JMP → It is of two types -

- ① unconditional jmp inst.
- ② conditional jmp. inst.

(i) unconditional JMP

* JMP 16 bit add.

(38)

→ INS = 3 Byte.

→ operation: When inst. will execute, control/execution will JMP at 16 bit add (vector/location) given in the instruction.

Ex: 1000H MOV BC

1001: MVI D, 27H

1003: JMP 2089H


1003: JMPH

1004: 89H

1005: 20H

1006

PC ← 2089



Jmp

→ Add. Mode → Immediate Add. Mode.

→ It is data transfer instr., so status of flag will not affect.

(iii) conditional JMP instruction

* JC	16 bit add.	JMP inst. will execute if CY flag = 1
JNC	16 bit add.	CY = 0
JZ	16 bit add.	Z = 1
JNZ	16 bit add.	Z = 0
JP	16 bit add.	S = 0
JM	16 bit add.	S = 1
JPE	16 bit add.	P = 1
JPO	16 bit add.	P = 0

→ INS = 3 Byte.

operation. If condition satisfied JMP inst will execute otherwise skip it.

1005 JPE 16 bit add.


1005 JPE
1006 —
1007 —

(39)

→ Add. Mode → Immediate Add. mode.

→ Status of flag will not affect.

* Inst.	M.Cy.	T-state
(i) MOV BC	F	4T
(ii) MVI D, 29H	FR	7T
(iii) MOV BM	FR	7T
(iv) MOV M, D	FW	7T
(v) NOP	F	4T
(vi) IN 2FH	FR I	10T



(vii) OUT 25H

3000 OUT
3001 25

(viii) ADD B

1000H ADD B
Fetch

FRD

10T.

F

4T.

	<u>Inst</u>	<u>Addr</u>	<u>I-State</u>
③	ADD M	FR	7T
	2000 ADD M		
	fetch then goes to add of HL (Read) then add.		
⑩	SUB R	F	4T
⑪	SUB M	FR	7T
⑫	INR B	F	4T
⑬	INR M	F. R. W.	4T 10T.
⑭	DCR D	F	4T
⑮	DCR M	FRW	10T.
⑯	SUI 29H	FR	7T.
⑰	ANA D	F	4T.
⑱	ANA M	FR	7T
⑲	CMA	F	4T.
⑳	JMP 2015H	FRR	10T.

1000 JMP
1001 15
1002 20

⑳ JP 1011H

→ Compt
sats,
→ Compt
not
sats.

FRR

FR

JP 1011H	
3000 JP	
3001 15	
3002 20	

Total
inst will
take 10T

(i) 16 bit data transfer instruction

(41)

Imp
(a) LXI Rp, 16 bit data.

→ IWS \equiv 3 Byte.

→ Rp \equiv $\begin{matrix} BC & \equiv & B \\ DE & \equiv & D \\ HL & \equiv & H \end{matrix}$


→ operation: 16 bit data will store in Rp.
 $[Rp] \leftarrow 16 \text{ bit data.}$

Ex LXI D 2059H
 $[D] = 20H$
 $[E] = 59H.$

→ Add. mode: Immediate Add. mode.

→ M.Cy \equiv FRR \equiv 10 T.


Imp
(b) LDA, 16 bit address



→ IWS \equiv 3 Byte.

→ operation: $[A] \leftarrow [16 \text{ bit add}]$
 8 bit data available in the memory at 16 bit add. that is given in instruction will load in accumulator, memory.

Ex LDA 5029H
 $[A] = [5029]$
 $[A] = 2DH$



→ Add. Mode : Direct add. mode.

→ M.Cy : $\begin{matrix} & 1000 & LPA \\ & 1001 & 29 \\ & 1002 & 50 \end{matrix} \left. \vphantom{\begin{matrix} 1000 \\ 1001 \\ 1002 \end{matrix}} \right\} \text{Add.}$ $\Rightarrow F R R R$ (42)

T-state
13T.

③ STA 16 bit add


→ sws \equiv 3 Byte.

→ operation: $[A] \rightarrow [16 \text{ bit add}]$

content of $[A]$ will store at the 16 bit add in memory that is given in the instruction.

→ Add. mode \equiv Direct Addl. Mode.

→ M.Cy \equiv $\overline{F} \overline{R} R W$ \rightarrow 13T.



④ LDA X Rp


→ sws \equiv 1 Byte.

→ operation: 8 bit data available at the 16 bit add. in memory, that is given in the form of content of R_p , will load in Acc.

$[BC] = 500FH$

LDA B.

$[A] = 92H$



M.Cy : $\overline{F} \overline{R}$

② STAX Rp.


→ WS \equiv 1 Byte.

→ operation: Content of accumulator will store at 16 bit add. in memory, that is given in the form of content of Rp.

$$[A] \rightarrow [Rp]$$

$$[A] = 12H.$$

LXI \rightarrow 5089H
STAX \rightarrow



→ m-cy :- F.W.

Note: For LXI, STAX.

$$Rp \equiv \left. \begin{matrix} BC \\ DE \end{matrix} \right\}$$

→ Note: Data transfer inst., so status of flag will not affect.

6th Group.

(i) 16 bit arithmetic instruction

① INX Rp.

$$\rightarrow Rp \equiv \left. \begin{matrix} BC \\ DE \\ HL \end{matrix} \right\} \begin{matrix} R_p \\ R_p \\ R_p \end{matrix}$$

→ WS \equiv 1 Byte.

→ operation: Content of Rp will increase by one & result will store in Rp.

$$R_0 \leftarrow R_p + 1LSB.$$

→ Accd. Mode: Register add.

→ m-cy :- S.

(b) DCX Rp

(44)

→ $IWS = 1$ Byte

→ $Rp \equiv$ BC
DE
HL

→ operation: Content of Rp decrease by one & result will store in Rp .

$$[Rp] \leftarrow [Rp] - 1$$

→ Add. mode: Reg.

→ $m = Cy$ & S.

Note!: INX & DCX will not affect status of any flag.

7th Group

V. Imp

(i) a bit logical rotational inst.

→ These inst. execute on the basis of content of accumulator.

→ When these inst. execute content of $[A]$ will shift by 1 bit, either left or right as per inst.


- | | | | | |
|-----|-----|--------------|-----------------------------------|------------|
| (a) | RLC | no. operand; | content acc. rotate left by 1 bit | without Cy |
| (b) | RAL | no operand; | " " " " " " | with " " |
| (c) | RRC | no operand; | " " " Right " " | without Cy |
| (d) | RAR | no operand; | " " " " " " | with Cy |

→ $IWS = 1$ Byte.


→ operation: Content of $[A]$ rotate left or right by 1 bit as per instruction.

→ Add. mode: Implicit Add. mode.


NOTE




(i) RLC




(ii) RAL



(iii) RRC



(iv) RAR



→ M.CY : Fetch (F).

Note :- Rotational inst. affect only one flag that is carry flag.

8f

46

LXI H, 2000H

memory add.

Content

LDA 2002H

2000H

00H

XRA M

2001H

01H

MOV E, A.

2002H

02H

MVI D, 20

2003H

03H

LDAX D.

OUT 01.

After the execution of this program display at o/p port.

Solr

→ [H] = 20H, [L] = 00H.

→ [A] = 02H.

→ [A] = 0000 0010

[M] = 0000 0000

[A] = 0000 0010

→ [E] = 02H, [A] = 02H.

→ [D] = 20H.

→ [A] = 02H.

→ display at o/p = [A] = 02H.

Q2

1000H: MVI A A1H

1002 LXI H 1007H

1005 SUB M

1006 OUT 05H

1008 HLT.

After the execution of above program display at o/p.

(a) A1H (b) 9CH

(c) 05H (d) Can't determine

Solr

→ [A] = 1010 0001

→ [H] = 10, [L] = 07.

→ SUBM [A] = 1010 0001

[M] = 0000 0101

[A] = 1010 0001

Q1

```

MVI A, FOH
ORA A
Loop: INR A
      JNC loop
      HLT
    
```

How many time loop will execute.

Solⁿ

→ [A] = FO = 1111 0000 → CY = 1
 → ORA →
 1111 0000
 [A] = 1111 0000
 1

→ INRA [A] = 1111 0001 CY = 0
 1111 0001
 1
 111 0010 CY = 1

→ Infinite times loop will execute.

*INR will not affect flag

8th Group

(1) 8 bit logical compare instruction.

(a) CMP R.

→ Reg = A, B, C, D, E, H, L & M.

→ Size = 1 Byte.

→ operation = content of 'R' will compared with content of accumulator & status of flag - after accordingly.

Note: It is nothing but SUB(A-R) & status of flag will affect according the result of SUB(A-R), but content of A & R will not change it means, result of SUB(A-R) will discarded.

→ Add. Mode:
 R ≠ M = Reg. add. mode = F
 R = M = Indirect add. mode = FR

	CY	Z
$[A] > [R]$	0	0
$[A] < [R]$	1	0
$[A] = [R]$	0	1

Rest of flag according to the result of $SUB(A-R)$.

(48)

⑥ CPI 8 bit data

→ $3WS \equiv 2 \text{ Byte}$.

→ operation:- 8 bit data compare with content of $[A]$ & according to the result, status of flag will affect but content of $[A]$ will not change.

→ Add. mode:- Immediate Add.

→ Tr. Cy:- F, R.

→ All flag will affect.

	CY	Z
$[A] > 8 \text{ bit data}$	0	0
$[A] < 8 \text{ bit data}$	1	0
$[A] = 8 \text{ bit data}$	0	1

Rest of flag according to the result of $SUB(A - 8 \text{ bit data})$.

Note:- CMP, CPB will affect all flag.

Sign no. system.

- ① Direct sign mag repr.
- ② 1's complement.
- ③ 2's complement.

→ In all three one concept is common.


MSB always show the sign of no.

MSB = 1 \equiv -ve.

MSB = 0 \equiv +ve.

(49)

① Direct sign mag. repr.



+5 0101

-5 111011

- ② 1's complement repr.
- ③ 2's complement reprs. }

→ in that two concept is common.

(i) +ve no. always written as straight binary with MSB = 0, either in 1's comp. or 2's comp.

Ex's { given no. in 1's comp. find its decimal eq.

$$0100 = +4$$

$$0110 = +6.$$

given no. in 2's comp. find its decimal eq. -

$$0100 = +4$$

$$0110 = +6.$$

(ii) If we take 1's complement or 2's complement of any binary no. then its sign will be changed but magnitude will be same.

Exr write -6 in 1's complement.

$$+6 \equiv 0110 \xrightarrow{1's \text{ comp.}} 1001 \equiv -6.$$

in 2's complement.

$$+6 \equiv 0110 \xrightarrow{2's \text{ comp.}} 1010 \equiv -6.$$

Expt ① Given no. is in 2's comp. find its decimal eq.

$$1010 = -(+5) = -5.$$

1's. ↓

$$0101$$

$$= 5$$

(50)

② Given no. in 2's comp. find its decimal eq.

$$1010 \xrightarrow{2's \text{ comp.}} 0110 = -(6).$$

Experiment

$$* [A] = 37H \Rightarrow [A] = 00110111$$

$$[B] = 25$$

$$[B] = 00100101$$

$$[A] - [B]$$

$$= 00010010$$

$$[A^-]$$

In computer.

$$A + (-B)$$

$$A + (2's B)$$

$$CY = 0$$

$$S = 0$$

$$Z = 0$$

$$P = 1$$

$$AC = ?$$

$$CY = 1$$

$$S = 0$$

$$Z = 0$$

$$P = 1$$

$$AC = 1$$

$$[A] = 00110111$$

$$2's [B] = + 11011011$$

$$* 00010010$$

$$* [A] = 25H$$

$$[B] = 37H$$

$$[A] = 00100101$$

$$[B] = - 00110111$$

$$11101110$$

$$CY = 1$$

$$S = 1$$

$$Z = 0$$

$$P = 1$$

$$AC = ?$$

In computer

$$[A] = 00100101$$

$$2's [B] = + 11001001$$

$$11101110$$

$$CY = 0$$

$$S = 1$$

$$Z = 0$$

$$P = 1$$

$$AC = 0$$

1st method

① (A-R) direct. $\left. \begin{matrix} CY \\ S \\ Z \\ P \end{matrix} \right\} \text{use this.}$

(5)

$A + (2^5 \text{ of } R) \rightarrow AC.$ } use this.

②nd method

$A - B = A + 2^5 \cdot B.$

$CY = \overline{CY}$
 $\left. \begin{matrix} S \\ Z \\ AC \\ P \end{matrix} \right\}$

Example:

MVI A 29
 ORA A.
 RLC
 RAL
 HLT.

After the execution of prog. content:
 $A = 2.$ & $CY = 2.$

Solr $\rightarrow [A] = 29 = 00101001$
 $\rightarrow OR A.$
 $[A] = 00101001 \rightarrow CY = 0$

RLC $\rightarrow [A] = 00101001$ without carry.
 $CY = 0$

$[A] = 52H, CY = 0.$

RAL $\rightarrow [A] = 00101001$ with carry.
 $CY = 0$

$[A] = 10100100$

$[A] = A4, CY = 0.$

* STACK


→ stack is the group of continuous memory locati in main memory that is used for temporary storage of information during the execution of main program.

(S2) \downarrow 2012 or \downarrow 2019
2013 or \downarrow 201A.


→ At a time two byte data can store at the top of stack, or two byte data can retrieve from the top of stack.

Push
→ If two byte data store at the top of stack, it ^{grows} goes upward with numerically decreasing order of its address.

3189H



→ If two byte retrieve from the top of stack, it goes downward with numerically increasing of its address.



→ In 8085, two instructions are defined to store or retrieve the two byte data from the top of stack, i.e. PUSH, POP.

PUSH \equiv store
POP \equiv Retrieve.

→ Stack can be initialize in main memory by inst; LXI SP 16 bit data.

* SP = 16 bit data \Rightarrow LXI SP 5089H
SP = 5089H



→ During the execution of CALL subroutine, address of next instruction will store at the top of stack.

→ stack works on the principle of LIFO \equiv Last i/pⁱⁿ first o/p^{out}. (S3)

* (i) PUSH R_p.

→ $R_p \equiv$ $\begin{matrix} BC \equiv B. \\ DE \equiv D. \\ HL \equiv H. \end{matrix}$

PSW = Acc flag. Reg.

→ Size: 1 Byte.

→ operation: When this inst. will execute, the content of register pair will store at the top of stack.


Eg: $\begin{matrix} LXI & SP, & 2019H \\ LXI & B, & 5686H \end{matrix}$

→ $SP = 2019H$
→ $[BC] = 5686$

$PUSH B.$

$MVI AC.$

$A \equiv 06.$



→ After the execution of PUSH instruction, cont of S.P. will decrease by two.

→ Add. mode \equiv Reg. add. mode \leftarrow source data \rightarrow PUSH

→ M-Cy. \equiv loop PUSH ∇ SWW.
2nd. \leftarrow dest. data / Reg. mode.

Note: ① It is data transfer instruction. So status of flag will not affect.

② There is no conditional PUSH instr.

(ii) POP R_p

→ R_p = $\begin{matrix} B & C & D & E \\ \hline H & L & H & H \end{matrix}$


(54)

PSW → Acc. flag.

→ $\Delta W = 1$ Byte.

→ operation: when this instr. will execute, content of two byte data of register will retrieve from the top of stack & store in R_p.

Eg




→ After the execution of POP instr., content of S.P. will increase by two.

→ Add. mode: POP R_p → source data = Indirect Reg. add. mode
 destination data = Register add. mode


→ M-Cy: F R R.

Note: POP is data transfer inst, so status of flag will not affect, but in case of POP PSW, status of flag may be affected indirectly.



* Subroutine:-

→ It is set of inst. that written separately from main program regarding the task occur in main program frequently.



→ To develop subroutine in 8085 two instructions are define.

- (i) CALL.
- (ii) RET.

(i) CALL inst:-


It is of two types-

- (a) Unconditional CALL inst.
 - (b) Conditional CALL inst.
- (a) Unconditional CALL inst →

* CALL, 16 bit add

→ IWS = 3 Byte.

→ operation: When this instruction will execute control/execution will transfer at 16 bit vector location given in the instruction but before transfer, address of next instruction will store at the top of stack.



CALL = PUSH + JP

* After the execution of CALL inst. content of S will decrease by two.

Add. mode :-

Immediate add. mode

→ M-Cy :-

1007 CAL

S R R W W \equiv 18T.

1008 13

1009 42

100A

PC →

(56)

Example → 1000H: LXI SP 27 FFH

After
the execution
value of

1003: CALL 1006H

1006: POP H


SP & HL Pair

→ SP = 27 FFH

HL

HL

[HL] = 1006



(a) 27 FF 1006

(b) 27 FF 1003

(c) 27 FF 1006

(d) 27 FF 1003

(b) Conditional CAL inst.

C C 16 bit add.; CALL inst. will execute if CY = 1.

CNC " " " " " " " " CY = 0

CZ " " " " " " " " Z = 1

CNZ " " " " " " " " Z = 0

CP " " " " " " " " B = 0

CM " " " " " " " " S = 1

CPE " " " " " " " " P = 1

CPO " " " " " " " " P = 0

→ 2WS \equiv 3 Byte.

→ operation :- If condition satisfy then CALL inst. will execute otherwise skip it.

→ Add. mode :- Immediate Add. mode.

Ex 5

(57)

1005 CZ 2068 H
1008 MOV BC

1005 (CZ) → S R W W
BT { (006) 6B
(1007) 20 } not satisf. → S R
1008 MOV BC

Note: * CALL inst. is data transfer inst, so status of flag will not affect.

* 6th group (Regarding).
16 bit arithmetic inst.

* CALL (unconditional conditional CALL inst. satisf. case) is largest inst of 8085.
≡ 18T.

(iii) DAD Rp.
→ 2ws = 1 Byte.
→ Rp = { BC
DE
HL }

→ Operation: Content of Rp will get added in HL pair & result will stored in HL.

$$[HL] \leftarrow [HL] + [Rp]$$

→ Add. mode = Reg. add. mode.

* m-cycle = F B B

Date
3/11/12

(ii) RET.
It is of two type -
(a) Unconditional RET.
(b) Conditional RET.

Note: It is the last inst. of every subprogram


(a) Unconditional RET

RET no operand

(58)

→ $INS \equiv 1$ Byte

→ operation: when this inst. will execute, two byte (latest stack) data retrieve from the top of stack, store in P.C. & next inst. will fetch from there.



→ Add. Mode:
→ Implicit Add. mode.
→ Reg. indirect Adbl. mode, [S.P.]

→ M-ty: SRR.

Note: This is data transfer inst. so status of flag will not affect.

→ After the execution of RET inst. content of S.P. will increase by two.

Ex:
LXI SP 2715
CALL 3000H

After the execution of this program content of SP will be.

→ 3000H LXI H 1015H
PUSH B
PUSH PSW
PUSH H
LXI SP 3CF4H
POP H
POP PSW
POP B
RET.



Solt

→ SP = 2715 H

→ 1006 ...

→ [HL] = 1015 H

SP = 3CF4 H.



⑥ Conditional RET inst. →

RC	no operand	RET inst. will execute if CY = 1.
RNC	"	CI = 0
RZ	"	Z = 1
RNZ	"	Z = 0
RP	"	S = 0
RPM	"	S = 1
RPE	"	P = 1
RPO	"	P = 0.

→ IWS = 1 Byte.

→ Operation: If condition satisfy then RET will execute, otherwise skip it.

→ Add. mode: → Indirect Reg. Mode
↳ Implicit Add Mode.

→ M-CY → Cond. satisfy → S R R
Cond. not satisfy → S / F

Note: → It is data transfer inst. so status of flag will not affect.

RESTART \Rightarrow

(60)


- \rightarrow It is just like one byte CALL inst.
- \rightarrow This inst. is used when execution trap among the interrupts.
- \rightarrow It is like as s/w interrupt.

* RSTN nooperand

\rightarrow IWS \equiv 1 Byte.

\rightarrow N = 0, 1, 2, 3, 4, 5, 6, 7.

\rightarrow Operation: When this inst. will execute, control(execution) will jump at the specific vector location of memory page no. - 00H.



Note: xx is the hexadecimal conv. of $NY8$.

$$\frac{16}{1} \mid \frac{16}{1} \mid 0$$

$$(16)_{10} = (10)_H.$$

- \rightarrow Add. mode = Implicit add. mode.
- \rightarrow M-By = 5.

Inst.

RSTN

RST 0

RST 1

RST 2

RST 3

RST 4

RST 5

RST 6

RST 7

Vector location

00 XX

00 0 0 H

00 0 0 H

00 1 0 H

00 1 0 H

00 2 0 H

00 2 0 H

00 3 0 H


00 3 0 H

Ex:
 main Prog → 1000: MOV BC
 1001: CALL 5029H
 1004: MOV IE.
 Sub Routine → 5029: MVI A 00H
 502B: CALL 502EH
 502E: INRA
 RET.
 [A] = ?

After completing the execution of subroutine when control come back in main program, at this time value of [A] = ?

Sol:
 [A] = 00H
 = 01H.

RET → will Pop from top of stack.
 i.e. (502E)



[A] = 01

[A] = 02H

9th Group

* Instruction Related to HL Pair.

(i) LHL → 16 bit add.

→ 2ws = 3 Byte.


→ operation: when this inst. will execute, 8 bit data available at the memory location the is given in the inst. load in L & next 8 bit data at next memory location will load in H.

[L] ← [16 bit add]

[H] ← [16 bit add + 1]

Eg:

LHL → 2019
 [L] ← [2019] ⇒ [L] = 27H
 [H] ← [2019 + 1] ⇒ [H] = 60H



→ Add. Mode : Direct add. mode.

→ m-c cycle : - F R R R R → 16 T.

100H LHL → 2019.

→ 1000 LHL
1001 R 19H
1002 R 20H

(62)

(ii) SHL → 16 bit add

→ WS = 3 Byte.

→ Operation: When this inst. will execute contents of 'L' will store at the 16 bit memory address that is given in the inst. & content of 'H' will store at next memory address.

[L] → [16 bit add.]

[H] → [16 bit add+1].

→ m-cy : F R R W W → 16 T.

1006 SHL → 2015

1006 SHL
1007 R 15
1008 R 20 → 2015
 → 2016

→ Add. Mode = Direct add. mode.

(iii) XCHG no operand.

→ WS = 1 Byte.

→ Operation: When this inst. will execute content of HL pair exchange with content of DE pair.



→ Add. mode:
 ↳ Implicit add. mode.
 ↳ Register add. mode.


→ M-CY = F.

(63)

(iv) XTHL no operand.

→ WLS = 1 Byte.

→ Operation: When this inst. will execute content of HL pair will exchange from top of stack.



→ For intermediate storage, memory locations are used.

$XTHL \equiv PUSH + POP$.

→ M-CY = F. WLS = 1 Byte.

→ Add. Mode →
 ↳ Implicit.
 ↳ Register.
 ↳ Indirect Reg.

(v) SPHL no. operand.

→ WLS = 1 Byte.


→ Operation: When this inst. will execute content of HL pair will copy in S.P.

$[SP] \leftarrow [HL]$

Note: It is indirect method to initialize the stack in main memory.

→ Add mode →
 ↳ Implicit.
 ↳ Regis. add.

→ M-CY = S



(vi) PCHL nooperand

(64)

→ $WS \equiv 1$ Byte.

→ Operation: After the execution of this inst.; content of HL pair will copy in P.C.

→ $M-By \div S$

→ Add. mode $\begin{cases} \rightarrow \text{Implicit} \\ \rightarrow \text{Reg Add.} \end{cases}$

Eg

1001 LXI H 3125 H

1004 MVB A, 29 H

1006 PCHL.

1007 — .

After the ex. of PCHL ins. next will fetch from

Sol

→ $[HL] = 3125$.

→ $[A] = 29$

→ $[PC] = 3125$.

Note All above inst. are data transfer inst., so status of flag will not affect.

10th Group

8 bit advance arithmetic inst.

(ii) ADC R

→ $R \equiv A, B, C, D, E, H, L \& M$.

→ $WS \equiv 1$ Byte.

→ Operation: When this inst. will execute content of 'R' will get added in [A] with carry flag status & result will store in [A].

$[A] \leftarrow [A] + [R] + C.L.S.B.$

Egt MVI A 25H
 MVI D 19H
 OR A A
 ADC D

[A] = 25H

[D] = 19H

[A] = 25H. Cy = 0.

[A] = 0010 0101

[D] = 0001 1001

[A] = 0011 1101 → Cy = 0

[D] = 19H.

→ AC = 0

→ S = 0

→ Z = 0

→ P = 0

→ Add. Mode: $R \neq M \Rightarrow \text{Reg. add} \Rightarrow F$.

$R = M \Rightarrow \text{Indirect} \Rightarrow F.R.$

(iii) ACI 8 bit data.

→ Wds = 2 Byte.

→ operation: 8 bit data will get added with [A] with carry flag status & result will store in [A].

Egt [A] ← [A] + 8 bit data + Cy_{LSB}.

→ Add. mode: Immediate add. mode.

→ M-Cy = F.R.

(iii) SBB R

→ Wds = 1 Byte; $R \in A, B, C, D, E, H, L \& M$.

→ Operation: content of 'R' will get subtract from [A] with carry flag status & result will store in [A].

[A] ← [A] - [R] - Cy_{LSB}.

→ Add. mode: Reg. Add. mode.

→ M-Cy: $R \neq M \rightarrow F$
 $R = M \rightarrow F.R.$

(iv) SBB 8 bit data

operation: $[A] \leftarrow [A] - 8 \text{ bit data} - [CY]$

(66)

→ IWS → 2 Byte.

→ Add. mode: Immediate.

→ M-Cy: F R.

Note: All above four inst. ADC, ACI, SBB, SBI is arithmetic inst. so status of all flag will affect.

11th Group

Some advance inst.

(i) STC no operand

→ IWS = 1 Byte

→ Operation: After the execution of this inst, status of carry flag will get set, regardless of previous status.

→ Add. mode: Implicit add. mode.

→ M-Cy: F

(ii) CMC no operand

→ IWS = 1 Byte.

→ Operation: After the execution of this inst, status of carry flag will get complement.

$CY \leftarrow \overline{CY}$

→ Add. mode: Implicit add. mode.

→ M-cycle: F

Note: STC & CMC affect only one flag that is carry flag.

(iii) ∇ AA no. operand.

→ Decimal adjustment of content of Acc.

→ This :- 1 Byte.

→ Operation: When this instr. will execute content of [A] will adjust in BCD format by assuming earlier operation was BCD addition.

→ Add. mode :- Implicit add. mode.

→ Mark :- **F** / Note ∇ AA inst. affect status of all flag.

Note ① If lower nibble of [A] is greater than 1001, 0110 will get added in it.

② If L. nibble of [A] is 1001 or less than 1001, but A.C = set, then 0110 will get added in it.

③ If U. nibble of [A] is greater than 1001, 0110 will get added in it.

④ If U. nibble of [A] is equal to 1001 or less than 1001, but $CF = \text{set}$, then 0110 will get added in it.

Ex:

```

LXI H 0A79H
MOV A, L
ADD H
DAA
MOV H, A
PCHL.
    
```

After the ex. of PCHL inst. next ins. will fetch from.

- Ⓐ 6019H
- Ⓑ 0379H
- Ⓒ 6979H
- Ⓓ None of these.

Sol: [H] = 0A79H
[A] = 79

ADD H →

[A] =

→ ∇ AA → [A] =

```

0111 1001
1000 1010
-----
0000 0011
0110 0110
-----
0110 1001
    9 H
    
```

S	Z	AC	P	CY
0	0	1	1	1
0	0	0	1	0

→ [H] = 69H.
PC ← [HL].
(PC = 6979H)

INTERRUPT

(68)

In 8085 five H.W. interrupts are present.

TRAP \rightarrow Non maskable.

Note: TRAP also known as RST 4.5.

Maskable $\left\{ \begin{array}{l} \text{RST 7.5} \\ \text{RST 6.5} \\ \text{RST 5.5} \\ \text{INTR} \end{array} \right.$

\rightarrow On the basis of different characteristics interrupts are classified in different groups.

(i) Maskable & Non-maskable interrupt

Interrupts that can make disable \equiv Maskable int.

Interrupts that can not make disable \equiv Nonmaskable

Note \rightarrow To control interrupt process in 8085 a interrupt enable flip-flop is present.

\rightarrow If interrupt enable ff is set \equiv interrupt process enable.

\rightarrow If int. enable ff. is reset \equiv interrupt process is disable.

Note: Masking & Non-masking concept valid only when interrupt process is enable.

\rightarrow To set or reset of interrupt enable ff. two inst. are defined

(a) EI no operand.

IWS \equiv 1 Byte.

operation: \rightarrow interrupt enable ff. will get set.
 \rightarrow interrupt process will enable.

Addr mode \equiv Implicit addr.

M - Cy. = F.

(b) \overline{EI} no operand.

→ $\overline{EI} \equiv 1$

→ Operation: - Interrupt enable \overline{EI} will get reset
→ Interrupt process will disable.

→ Add. mode: Implicit.

$\overline{M} - \overline{CY} \vdash P$

Note → \overline{EI} & \overline{EI} are the u/c of control inst
so status of flag will not affect.

* Note → TRAP is independent of \overline{EI} & \overline{EI} .

(ii) Vectored & Non-vectored interrupt.

When vectored interrupt acknowledge control execution will jump at fixed vector location of memory page 00H.

TRAP
RST 7.5 } → vectored.
RST 6.5
RST 5.5
INTR → Non-vectored.

Vector location to non vectored interrupt provided by externally.

Ex: vectored int.

TRAP
RST 7.5
RST 6.5
RST 5.5


Vector location

0 0 2 4 H
0 0 3 C H
0 0 3 4 H
0 0 2 C H

(70)

S_1, S_2, S_3 } sensors

M_1, M_2, M_3 } memory



* Triggering

Edge \leftarrow TRAP } Edge trigger.
 level both RST 7.5 }
 RST 6.5 }
 RST 5.5 } Level trigger.
 INTR. }

* Priority

TRAP \uparrow highest
 RST 7.5
 RST 6.5
 RST 5.5
 INTR. \downarrow lowest.

Trap has the highest priority, INTR has lowest priority.

Note \rightarrow When an interrupt is acknowledge following steps execute automatically.

- (i) Execution of current inst. will complete first.
- (ii) Add. of next inst. will store at the top of stack.
- (iii) $\&$ 2 inst. will execute automatically.
- (iv) Execution will transfer at interrupt sub routine.

Note → ① Programmer should write EI inst. at the last of interrupt service routine. (7/)

Note → ② In externally initiated signal $HOLD$ has the highest priority.

Note → ③ Min Time duration for which an interrupt should occur to get definite execution.

$$\equiv 18T$$

$$\equiv 17.5T$$

* SIM (Set interrupt Mask)

→ This ^{inst.} interrupt is used for.

* to mask the interrupt.

* to serial transfer of data through SOI pin.

Note: This inst. execute on the basis of content of acc.


→ SIM no operand

→ $\text{DWS} \equiv 1 \text{ Byte}$

→ Operation: On the basis of accumulator the inst. execute as per their property.

→ Add Mode: Implicit Add.

→ M-Cy: F.



Ex 1

MV 2 A, 0EH. [A] = 00001110
S3M.

(72)

* R3M (Read Interrupt Mask)

→ This ~~interrupt~~ inst. is used for.

* To know status of pending interrupts.

* To know status of masked inter.

* Used for serial data transfer through S3P pin.


R3M no operand

→ 2WS = 1 Byte.

→ Operation : When this inst. execute according its feature information will load in [A].

→ Add. Mode : Implicit

→ M-Cy : F.



Ex 2

R3M

OUT 0bit port = seven sig. displ.

Note: R3M & S3M is m/c control inst. so status of flag will not affect.

Q1: E I RIM ANI 0BH SIM 08 [A] = 77 76 75 74 73 72 71 70 = 0 0 0 0 1 0 0 1 [A] = 0 0 0 0 1 0 0 1

What kind of task is performed by above set of inst.

- (a) send bit out on 507 pin
- (b) Accept bit in from 527 pin
- (c) Accept RST 7.5 interrupt
- (d) Reset RST 7.5 interrupt.

CONV-15 marks.

Q1: 10T = FRR LXI H 2041H
 7T = FR MVI A, 76H
 7T = FR CMP M.
 4T = F MOV B, A
 10T = FR3 IN 20H
 4T = F SUB B
 10T = FR0 OUT 52H
 6T = PS INX H
 7T = FW MOV M, A
 4T = F HLT.

Solr (i) 6 times. (ii) 16 times. (F+R). (iii) 17 times
 (iv) 69 T. (v) $T = 69 \times \frac{1}{3} \times 10^{-6} = 23 \mu\text{sec}$.

Q1: MVI B, 20H → FRR 7T
 LOOP NOP → F = 4T
 PCR B → F = 4T
 JNZ loop → FRR/FR = 10T/7T
 HLT. → F = 4T.

- (i) How many times μp execute memory read w/c cycle = 2.
- (ii) How many times μp perform memory read operation or how many times data read from memory.
- (iii) How many times μp read operation execute or how many times \overline{RD} signal will go active low.
- (iv) Total T-state req'd
- (v) Total time duration of execution or time elaps in the execution of progr
 $f = 3 \text{ MHz}$.

$$2BH = (40)_{10}$$

(74)

$$00101000$$

1

$$00100111$$

1

0

suppose, $B = 01$

$$\frac{1}{00} \} Z = 0.1$$

$B = 03$ 3 times.

$$\Rightarrow \text{Total } T \equiv 7T + 39[10T] + 1[15T] + 4T \\ = 720T.$$

Qr

$$MV \geq B \quad 3BH \equiv FR = 7T$$

$$\text{loop 2, } MV \geq C \quad FFH \equiv FR = 7T$$

$$\equiv F = 4T$$

loop 1 $DLR C$

$$\rightarrow JNZ \text{ loop 1 } \downarrow Z=1 \quad \equiv FRR/FR = 10T/7T$$

$$\equiv F = 4T$$

$DLR B$

$$\equiv FRR/FR = 10T/7T$$

$\rightarrow JNZ \text{ loop 2.}$

$$\equiv F = 4T.$$

HLT.

op. $f = 2MHz$.

Solt

$$(38)_H = (56)_{10}.$$

$$(FF)_H = (255)_{10}.$$

Total 'T' for inner comp. 255 times.

$$= 254(14T) + 1(11T) \equiv 3567T.$$

$$\text{Total 'T' for program} \equiv 7T + 55[7T + 3567T + 4T + 10T] \\ + 1[7T + 3567T + 4T + 7T] \\ + 4T.$$

$$= 200936T.$$

INTERFACING

(75)

→ memory interfacing.

→ I/O interfacing

→ memory map I/O interfacing.

→ I/O mapped I/O interfacing or Peripheral mapped I/O interfacing

Common steps of interfacing-

→ All command signal connect directly.

→ Data pins connect directly as-

$(MSB)_{device} \leftrightarrow (MSB)_{MP}$
 $(LSB)_{device} \leftrightarrow (LSB)_{MP}$ } data pins

→ Addl. pins of devices connect directly as

$(LSB)_{device} \leftrightarrow (LSB)_{MP}$
 $(MSB)_{device} \leftrightarrow (---)_{MP}$ } Addl. pins.

→ Remaining Address buses used for development of chip selection logic.

Note → chip selection logic can be developed by two ways-

(a) By use of logic gates or buffer ckt.

(b) By use of decoder ckt.

Memory Interfacing:

Ex 1

memory 4k Byte. = $2^{12} \times 8$.

(76)

$$2^n \times d.$$

$$n = 12 \equiv \text{Add. pins}$$


$$d = 8 = \text{Data Pins}$$

A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
0	0	0	0	0	0	0	0	0	0	0	0	= 000H
1	1	1	1	1	1	1	1	1	1	1	1	= 111H

Note: First find address & data pin or line of memory.

Q1

Find out memory add. range interfaced with 8085 MP.



$$Y = \bar{A} \cdot \bar{B}$$



$$Y = A + B$$

Solt

2k Byte.

$$\text{Add} \equiv 11$$

$$2k \text{ Byte} = 2^{11} \times 8$$

$$\text{Data} = 8.$$

for

Sketch

	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
max add	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
min add	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0

min add \equiv F800H } That means b/w this if
 max add \equiv FFFFH } process gives value, memo
 is selected. (77)

Q: 4K Byte RAM, interfaced with 8085 MP. with
 chip selection logic, $CS = \overline{A_{15}} \cdot A_{14} \cdot A_{13}$.
 Then find its memory interfaced range.

- (a) 5000H to 5FFFH
 (b) 6000H to 6FFFH
 (c) 6000H to 6FFFH + 7000H to 7FFFH
 (d) 5000H to 5FFFH + 6000H to 6FFFH.

Sol: 4K Byte = $2^{12} \times 8$.

Add. = 12.

Data = 8.


$CS = \overline{A_{15}} \cdot A_{14} \cdot A_{13}$

	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
	0	1	1	X	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
$X=0$	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
min^m add.	= 6000H															
	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
max^m add	= 6FFFH															
$X=1$	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
min	= 7000H															
	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
max^m	= 7FFFH															

Chip selection logic by decoder kit


decoder

(78)



AB	Y_3	Y_2	Y_1	Y_0
00	0	0	0	1
01	0	0	1	0
10	0	1	0	0
11	1	0	0	0

$$\Sigma(AB) = \bar{A} \bar{B} Y_0 + \bar{A} B Y_1 + A \bar{B} Y_2 + A B Y_3$$



Find out memory add. range of interfaced memory

Solr $2K \text{ Byte} = 2^{11} \times 8$
 Add $\equiv 11$, Data $\equiv 8$.

	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
min ^m	1	0	1	0	0	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
add	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
max ^m	1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	0

$= A000H$
 $= A7FFH$

Case-1 - If decoder 7^n is not given.

Higher order bus $q_t \equiv$ MSB of decoder 7^n .

Lower order bus $q_t \equiv$ LSB of decoder 7^n .

Case-2 o/p of decoder \rightarrow i/p of decoder \rightarrow Add. Bus Value.

$$\textcircled{1} \quad 7(ABC) \rightarrow \begin{matrix} A = A_{13} = 1 \\ B = A_{12} = 0 \\ C = A_{11} = 0. \end{matrix}$$

$$\textcircled{2} \quad 7(CBA) \rightarrow \begin{matrix} A = A_{13} = 0. \\ B = A_{12} = 0. \\ C = A_{11} = 1. \end{matrix}$$

I/O Interfacing

Comparison

Date
10/12/11

	Memory mapped I/O int.	I/O mapped I/O interface
Characteristic		
① Command Sig.	$\overline{MEMRD} / \overline{MEMWR}$	$\overline{IORP} / \overline{IOWR}$
② Instructions.	All memory related inst. are valid.	IN & OUT only two inst. are valid.
③ Execution	Data transfer b/w I/O & any memory reg, A & L operator perform directly with any reg.	Data transfer b/w Acc & I/O is possible only.
④ No. of device interface.	64 k Byte memory shared b/w system memory & I/O device.	Max ^m 256 I/P & 256 O/P dev can be interface.
⑤ H/w requirement	More H/w required.	Less H/w reqd.
⑥ speed	Slower	Faster.
⑦ Application	Smaller System	For longer System.

Some important peripherals

IES Obj.

(80)

- 2nd { $8255 \equiv$ Programmable peripheral interface.
 $8237 \equiv$ DMA controller.
 $8279 \equiv$ Programmable keyboard & display interface.
 $8259 \equiv$ Programmable interrupt controller ckt.
 $8155 \equiv$ Programmable I/O port & Timer ckt.
 $8254/8253 \equiv$ Programmable interval timer.

Some important digital IC PSU.

- 2nd { $74182 \equiv$ Look ahead carry generator.
 $74180 \equiv$ 8 bit parity generator & checker ckt.
 $7493 \equiv$ 4 bit binary counter.
2nd { $7477 \equiv$ Seven segment decoder.
2nd { $7490 \equiv$ decade counter.
2nd { $7400 \equiv$ Quad 2 I/p NAND gate.
 $7402 \equiv$ " " " NOR " .
 $7408 \equiv$ " " " AND " .
 $7432 \equiv$ " " " OR " .
 $7486 \equiv$ " " " Ex-OR " .

8255 (PP3)

→ It is 40 pin IC.



→ It has three port each having port add. of 8 bit, port A, port B, port C.

→ Every port individually can act as I/O port.


→ Port 'C' can also work as two ports as port 'C' upper & port 'C' lower having port add. of 4 bit (lower nibble & upper nibble).
& port 'C' upper & port 'C' lower generate control signal for port 'A' & port 'B' respectively.

→ It works in two modes.

(i) Bit Set Reset mode (BSR)

(ii) I/O mode.

I/O mode



(i) Mode '0' or General mode } → In this mode port 'A', port 'B', port 'C' works as I/O mode separately.

(ii) Mode '1' or Handshaking mode } → In this mode Port 'A', Port 'B' works in hand shaking mode & Port 'C' upper & Port 'C' lower generate control sig respectively.

(iii) Mode '2' Bidirectional mode } → In this mode of operation Port 'A' works in bidirectional mode only & port 'C' upper generate control sig for it.

W.B. Page-93.

Questⁿ ⇒ 22.

Q122

82

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
1	1	1	1	1	X	1	1
1	1	1	1	1	X	0	0

Case 3 $X=0$ 1 1 1 1 1 0 0 0 F8H to

$X=0$ 1 1 1 1 1 1 0 0 FBH

$X=1$ 1 1 1 1 1 0 1 1 FCH to

$X=1$ 1 1 1 1 1 1 1 1 FFH

FB
+1
FC \Rightarrow This is in continuation.

\Rightarrow F8H to FFH

8086 (Introduction)

- Comparison b/w 8085 & 8086
- Internal Architecture
- Memory Segmentation & Physical add.
- Flag Reg.
- Address Mode

8085 μP	8086
→ It is 40 pin IC	→ It is 40 Pin IC
→ Based on NMOS tech.	→ Based on HMOS tech.
→ $V_{CC} \equiv +5V$	→ $V_{CC} \equiv 5V$
→ operating freq = 3MHz	→ operating freq = 5MHz
→ It is 8 bit μP	→ It is 16 bit μP
→ Add Pin = 16, Data Pin = 8	→ Add. Pin = 20, Data Pin = 16

→ Max. memory that can interface = 64 k Byte	→ Max. memory that can interface = 1 M Byte.
→ Flag Reg of 8 bit	→ Flag Reg 16 bit
→ No. of flags = 5	→ No. of flags = 9

83

Internal Arch. ⇒

→ Internal Arch. of 8086 divide in two parts.


(i) Bus interface unit (BIU).

(ii) Execution unit.

(i) BUS interface unit (BIU)

→ All type of data & add. transfer over buses managed by this part.

→ In this part there is a Queue of six location that is used for storage of instruction the fetch during the execution of current inst.



→ Queue works on the principle of FIFO.

(ii) EU (Execution unit)

→ All type of data execution occur in this part.

→ ALU of 8086 present in execution part.

Memory Segmentation

Note 1 :- 8086 μP , 16 bit data can be read from memory (continuous location) in one w/c cycle, if 1st Byte at even address

It requires 2 m/c cycle 16 bit data from memory
if 1st Byte at odd address. (84)

→ But in the case of 8088 it requires two m/c cycle to read 16 bit data from two continuous memory location (only 8 bit in one m/c cycle), but process 16 bit in one m/c, so it is externally 8 bit internally 16 bit μ P.

Memory Segmentation

→ 1 M Byte memory divide in four segment of size 64 KByte in continuous memory location & each segment used for storage of definite type of information.

Code segment \equiv 64 KByte \equiv Instructions feed in this seg.

Stack segment \equiv 64 KByte \equiv Temporary information during the execution of main program.

Data segment \equiv 64 KByte } data storage.

Extra segment \equiv 64 KByte }

$$\frac{1 \text{ M Byte}}{64 \text{ KByte}} = 16 \rightarrow \text{But we use only 4.}$$

→ Segment can be defined anywhere in 1 MByte memory.

→ Bottom add. of each seg select in such a way that lower 4 bit should be zero.

→ Upper 16 bit of bottom add. store in a specific type of reg. dedicated to segment.

Code segment \equiv CS (16 bit)

Stack segment \equiv SS (16 bit)

Data segment \equiv DS (" ")

Extra segment \equiv ES (" ")

(85)

→ Regarding each segment there is another 16 bit reg, that hold the 16 bit add. in rang of 64 KByte (0000H to FFFFH).

Code segment \equiv Instruction Pointer (IP)	} 16 bit
Stack segment \equiv Stack pointer (SP)	
Data segment \equiv Source index (SI)	
Extra segment \equiv Destination index (DI)	

* Physical Address

Ext Actual memory Addr
Memory location Addr


→ Instruction Pointer (I.P.)
is similar as program
Counter (P.C.) of 8085 MP.

CS : IP
offset add.

CS = 2134 \rightarrow Hard wired zero.

IP = 1269

Physical = 225A9H
Addr.



Flag Reg.

(86)

- Size of flag reg is 16 bit.
- All five flags of 8085 common in 8086 μP .
- Total no. of flags in 8086 is nine.
- Nine flags can be divide in two categories

→ ① Conditional flag:- Status of these flags affect according to condition generate in A & L operations.


No. of conditional flag = 6.

- Carry flag (CY)
- Parity flag (P)
- Auxiliary Carry flag (AC)
- Zero flag (Z)
- Sign flag (S)
- Over flow flag (O).

→ ② Process Control flag:-

These flags (status of these flags) used for machine control / or process controlling.

- Trap flag (T)
- Interrupt flag (I)
- String direction flag (D).



Addressing mode

Form of effective add. present in the instr. is known as add. mode.

① Immediate Add. Mode

If data itself given in the inst. then immediate add. mode (in the operand.).

② Direct Add. Mode

If effective add itself part of inst. then it is known as "direct add. mode".

③ Indirect Reg. Add. Mode

If EA is given in the form of content of reg

Imp. ④ Register relative Add. Mode

Relative \equiv 8 or 16 bit displacement no.

EA = [BX] + 8 or 16 bit displacement no.

Note: BH BL \equiv BX.

AH AL \equiv AX.

⑤ Base Index add. mode

EA \equiv [BX] + [SI] or [DI].

LXI B, 2001H

LXI D, 3001H

MVI H, 0AH

(89)

Loop: LDAX B.
STA X D.
INX B
INX D.
DCR H
JNZ loop.
HLT.

Q: ORG 7000H

BEGIN: (7000H) LXI H, 7000H
MOV A, L
ADD H
JP EN D
RST 0
END: PCHL
HLT

[H] = 70, [L] = 00H

[A] = 00H

[A] = 0000 0000
0111 0000

[A] 0111 0000
S = 0.

(PC = 7000H)

Infinite times.

W.B. Page 100.

Q: 20.

MVI B, XXH
L2: MVI C, FFH
L1: DCR C
JNZ L1
DCR B
JNZ L2
HLT

= FR = 7T

= FR = 7T ←

= F = 4T ←

= FR/FR = 10T/7T

= F = 4T

= FR/FR = 10T/7T ←

= 4T/5T.

Inner loop complete exe = 3567T

$100 \times 10^3 = 7T + (N-1) [7T + 3567T + 4T + 10T]$

$+ 1 [7T + 3567T + 4T + 7T] + 4$